Introduction
Carbon-nanotube field-effect transistors (CNTFETs) are expected to have performance greatly exceeding SiMOSFETs [1, 2] . Advances in device structures such as top gates [3, 4] and high-k [2,4] dielectrics have gained high extrinsic transconductance. However, intrinsic performances of CNTFETs have been veiled due to low yields and unstable parasitic effects such as contact resistances.
Intrinsic performance of CNTFETs was investigated by using top-gate structures. Top gates, located on CNTs and far away from source and drain electrodes, have ensured the FET operation by carrier-density control [4] . Reliable device fabrication process utilizing high-yield on-wafer chemical vapor deposition (CVD) [5] of CNTs together with contact technology have enabled us to accomplish systematic studies.
Transconductance of our device reaches 8.7 µS at a drain voltage of −1 V. Intrinsic transconductance is estimated to be 20 µS (13000 µS/µm) in consideration of the parasitic resistance. We also found that the parasitic resistance is dominated by the extension parts of CNTs for our devices. We expect that the performance of CNTFETs will advance further by improving CNT quality and optimising the device structures.
Experimental
CNTs were grown by CVD [5] from sub-micron Fe catalyst islands on Si/SiO 2 substrates. Source and drain electrodes were defined to surround Fe islands partially as shown in Fig. 1 (a) . A limited number of CNTs bridged the 1-µm gap between the source and drain electrodes as shown in Fig. 1 (b) . Gate electrodes were located on CNTs with a gate length of 210 nm on CNTs in between the source-drain gaps. The gate dielectric is very thin (2-3 nm) TiO 2 with high dielectric constant (40-90).
Results and Discussion
Drain current I D depends on drain voltage V DS almost linearly and reaches 8 µA at V DS = −1 V as shown in Fig Drain current I D at V DS = −100 mV as a function of V G for different CNTFETs is shown in Fig. 3 (a) . Scaling plot indicates that all samples show an identical tendency except for the scaling factor [ Fig. 3 (b) ]. indicating a linear relation. The parasitic resistance is the sum of contact resistance, R contact , and the CNT resistance at the extension parts between the gate and source/drain, R extension , i.e., R p = R contact + R extension . As R extension ∝ 1/µ and g i m ∝ µ, where µ is CNT mobility, thus the relation
where A is a constant, should be satisfied. It is concluded from Fig. 3 (d) that the contribution of R extension to R p is larger than R contact . The extension resistance can be decreased by improving the quality of CNTs and by decreasing the distances between the gate and source/drain electrodes.
Conclusion
Intrinsic performance of CNTFETs was investigated by using top-gate structures. Intrinsic transconductance is estimated to be 20 µS (13000 µS/µm), which is a remarkably high value. Parasitic resistance is dominated by the extension parts for our devices. We expect that the performance of CNTFETs will advance further by improving the CNT quality and optimising the device structures. 
